

1 Inventor: S. B. Keller, G. Rogers

2  
3 METHOD AND PROGRAM PRODUCT FOR COMPRESSING AN  
4 ELECTRONIC CIRCUIT MODEL

5 Field of the Invention

6 The present invention is related to methods and program products  
7 for designing and evaluating electronic circuits. More particularly, the present  
8 invention is related to systems and methods for compressing a circuit model for  
9 use in performing circuit analysis.

10 Background of the Invention

11 Computer aided design (CAD) systems for the design of  
12 electronic circuits, which may be referred to as Electronic CAD (ECAD)  
13 systems, assist in the design of electronic circuits by providing a user with a set  
14 of software tools running on a digital computer with a graphical display device.  
15 ECAD tools are ideally suited to performing tasks associated with the circuit  
16 design process as they can reduce or decompose large, complicated circuits into  
17 a multitude of much simpler functions. Thereupon, the ECAD tools can  
18 iteratively solve these much simpler functions. Indeed, it has now come to the  
19 point where the design process has become so overwhelming that the current

1 generation of integrated circuit (IC) chips, particularly in the case of very large  
2 scale integrated chips (VLSI), often cannot be designed without the help of  
3 ECAD systems.

4 In performing a circuit design task, the ECAD tool generally  
5 allows for a user to schematically create and/or edit circuit designs by  
6 graphically placing and connecting circuit components, which may be  
7 represented as objects by the ECAD tool. The ECAD tool performs  
8 calculational circuit design and evaluation tasks for the schematic circuit such  
9 as optimizing the circuit, testing the circuit through simulation modeling, and  
10 the like. As represented by the ECAD tool, the circuit may comprise a plurality  
11 of “nets”, with each net representing a connection between the terminals of two  
12 transistors. A net may also be referred to as a signal. An ECAD tool also  
13 typically generates a “netlist”, which is a list of a group of logically related  
14 nets, including connectivity data for each. The netlist may be in the form of a  
15 database. Also, the netlist may describe a multiplicity of nets that can number  
16 into the millions for VLSI related tasks. As a result, netlists can be of  
17 enormous size and complexity.

18 Different types or sub-tools of an ECAD tool may be used in IC  
19 design/evaluation tasks. A first ECAD tool may be used to generate/edit the IC  
20 schematics, which generally lay out the logical components and connections.  
21 A first ECAD generated netlist may be associated with the IC schematic, with  
22 this first netlist comprising a database listing all of the nets and their  
23 connectivity.

24 Following schematics, artwork for the IC may be created.  
25 Artwork generally comprises specifications for the physical connections used  
26 to create the nets of the IC. These physical connections generally comprise  
27 layers of conducting metallic materials laid onto the chip. These connections  
28 will have electrical properties associated with them, including a resistance and  
29 a capacitance. An ECAD tool may be used to perform an “RC extraction” on  
30 the artwork design. The RC extraction results in determination of resistance  
31 and capacitance equivalents for each net. That is, the RC extraction examines

1 the physical conducting connection used for each net and determines its  
2 resistance and capacitance. A second netlist is then created, which builds on  
3 the first netlist by adding resistance and capacitance data for each net in the list.

4 This second netlist comprising resistance and capacitance (RC)  
5 data created by the ECAD RC extraction tool may be in the form of either a  
6 “distributed” or a “lumped” RC model. A distributed netlist RC model  
7 represents each net in the form of a plurality of resistors and capacitors, while a  
8 lumped model represents each net as a single resistor and a single capacitor.  
9 That is, a distributed model may represent the RC properties of a given net as a  
10 plurality of capacitors and resistors spaced along the path of the net from one  
11 another. Accordingly, distributed model netlists tend to be larger and more  
12 complex than lumped models.

13 Distributed models are required for modeling phenomenon along  
14 the path of the net. For example, as current passes through a net the metallic  
15 conductor layers will slowly change in physical form as electrons are shifted  
16 about. These changes will change the electrical properties of the net over time.  
17 Such a phenomenon may be referred to as electromigration (EM). Modeling  
18 EM effects is an important task in IC design/evaluation, as over time EM  
19 effects can cause IC degradation, timing changes, and eventual failure.  
20 Because a lumped RC model does not have sufficient information to allow for  
21 analysis of EM effects, ECAD tools require netlists that comprise a distributed  
22 RC model for such tasks.

23 In performing circuit design and testing functions ECAD tools  
24 consume a large amount of memory and processing resources. For example, in  
25 a VLSI chip containing a million transistors, the peak disk storage requirement  
26 can be of the order of terabytes. Because of the sheer number of electrical  
27 components within a single VLSI chip, particularly transistor components,  
28 ECAD VLSI designs are also computationally intensive, consuming substantial  
29 amounts of processor resources. A substantial portion of these required  
30 memory and processor resources are needed to accommodate the netlists.

1           Requiring such large amounts of memory and processing  
2 resources is disadvantageous for several reasons. For one, these resources have  
3 a cost associated with them, with the result that operation of ECAD systems  
4 can require relatively expensive computer systems. Additionally, such a high  
5 level of resource consumption can strain computer systems, leading to a high  
6 rate of software and potentially system crashes. Still an additional  
7 disadvantage relates to the speed of ECAD systems. Specifically, the large  
8 amount of data to be handled and the multiplicity of calculations can result in  
9 relatively slow ECAD performance, even when using high performance  
10 computer systems. These problems are particularly acute for certain ECAD  
11 operations. For example, operations that require manipulation of distributed  
12 model netlists for a VLSI design have an extremely high memory resource  
13 requirement that may max out a computer's memory.

14           Solutions to these problems have been proposed. Generally,  
15 these solutions involve compressing portions of the data to reduce required  
16 resources. For example, the practice of "carving" is known to reduce the size  
17 of a netlist when using the netlist for a task. Through carving, the nearby  
18 surroundings of a net being analyzed are removed from the netlist. That is, the  
19 net of interest is essentially "cut out" of its nearby surroundings. This allows  
20 for manipulation of the particular net without computationally following the  
21 effects through connected nearby nets that are not of interest.

22           While such practices can be successful for some limited  
23 applications, they are inadequate for many others. Often the full context of  
24 surrounding nets are required for effective analysis of a given net. For  
25 example, when analyzing a power grid on a VLSI design, it is impossible to  
26 remove the underlying circuits through carving to reduce required resources –  
27 it is those very circuits that will cause the power grid to fail. These connected  
28 circuits therefore need to be included in the analysis. Similarly, when  
29 conducting a current estimation for a circuit, it will be required to know  
30 capacitance that exists downstream of the circuit portion being tested. Thus  
31 carving around that circuit portion is not an acceptable solution.

1                   These and other needs in the art remain unresolved.

## 2       Summary of the Invention

3                   The present invention is directed to methods and systems for  
4       compressing integrated circuit models. An invention embodiment comprises  
5       steps of selecting at least a first net for analysis, and compressing at least a  
6       second net connected to the first net by removing the resistors from the second  
7       net and by summing all of the capacitors on the second net. Although those  
8       skilled in the art will appreciate that methods of the invention will have utility  
9       in a number of applications, embodiments of the present invention may find  
10      particular utility in VLSI applications, by way of example, that require power  
11      grid analysis or that require gross current estimation.

12                  The present invention solves many otherwise unresolved  
13      problems in the art. For example, through compression of nets, the size of a  
14      netlist can be substantially reduced, thereby alleviating memory requirements  
15      for IC analysis tasks. Further, compression is achieved through novel method  
16      steps that comprise summarizing, but not carving out, secondary nets. These  
17      novel steps allow for tasks such as EM analysis to be performed, while also  
18      greatly reducing required memory resources.

19                  Those knowledgeable in the art will appreciate that the present  
20      invention is well suited for practice in the form of a computer program product.  
21      Accordingly, embodiments of the present invention comprise computer  
22      program products that when executed generally cause a computer to carry out  
23      the steps of method embodiments of the invention when executed.

24                  The above brief description sets forth broadly some features of  
25      the present disclosure so that the detailed description that follows may be better  
26      understood, and so that the present contributions to the art may be better  
27      appreciated. There are, of course, additional features of the disclosure that will  
28      be discussed hereinafter which will further describe the subject matter of the  
29      invention. In this respect, before explaining an embodiment of the disclosure  
30      in detail, it is to be understood that the disclosure is not limited in its

1 application to the details of the construction and the arrangements set forth in  
2 the following description or illustrated in the drawings. The present invention  
3 is capable of other embodiments and of being practiced and carried out in  
4 various ways, as will be appreciated by those skilled in the art. Also, it is to be  
5 understood that the phraseology and terminology employed herein are for  
6 description and not limitation.

7 Brief Description of the Drawings:

8 FIG. 1 is a flowchart illustrating an electromigration analysis  
9 embodiment of a method of the invention;

10 FIGs. 2(a) and 2(b) are circuit diagrams showing a portion of a  
11 representative circuit before and after compression, respectively, through a  
12 method embodiment of the invention

13 FIG. 3 is a flowchart illustrating a gross current estimation  
14 embodiment method of the invention; and

15 FIGs. 4(a) and 4(b) are circuit diagrams showing a portion of a  
16 representative circuit before and after compression, respectively, through a  
17 method embodiment of the invention.

18 Detailed Description:

19 Turning now to the drawings, FIG. 1 is a flow chart illustrating  
20 an embodiment 10 of a method of the invention that may be of particular utility  
21 in performing an analysis of a power grid of an IC. For example, it may be  
22 desirable to perform such an analysis to predict electromigration that will occur  
23 over time with transmission of current through the power grid. Those  
24 knowledgeable in the art will appreciate that such an analysis can be a critical  
25 part of an IC design and/or evaluation process.

26 An ECAD tool is well suited for performing this task. In  
27 particular, an ECAD tool may be used to generate a netlist having a distributed  
28 model whereby nets are represented by a plurality of capacitors and resistors.  
29 Example ECAD tools that are commercially available and suitable for use in

1 practice of methods of the invention are the "Voltage Storm" system from  
2 Simplex Solutions, Corp (Sunnyvale CA), and the "Railmill" system from  
3 Synopsis, Inc. (Mountainview, CA). It will be appreciated that the term "net"  
4 and "netlist" as used herein are intended to have a meaning consistent with  
5 their ordinary meaning in the art. For example, a "net" as used herein is  
6 intended to refer to a representation of a connection or "signal" on a circuit  
7 between transistor or other circuit component terminals. A "netlist" as used  
8 herein is intended to refer to a group of nets having some logical or physical  
9 connection.

10 A netlist distributed model is generally required for study of  
11 phenomenon such as electromigration effects. The netlist may be in table form,  
12 with each net having multiple data fields indicating size and relative position of  
13 capacitors and resistors. Those knowledgeable in the art will appreciate that  
14 netlists may be represented in many particular forms, with a typical netlist  
15 comprising a database having a plurality of tables, each of which comprises a  
16 multiplicity of nets and associated data fields.

17 The electromigration study of the power grid will be performed  
18 by first selecting from the distributed model netlist the nets that comprise the  
19 power grid (block 12). That is, a group of nets will be selected that define or  
20 make up the power grid. With reference now made to the integrated circuit 50  
21 graphically represented in a distributed 3-dimensional model in FIG. 2(a), a  
22 power grid 52 is represented by the connected nets at the highest level. The  
23 lowest level of the circuit 50 comprises a group of connected nets defining the  
24 ground grid 53. A plurality of secondary nets are then selected from the netlist  
25 that are connected to and isolated from the powergrid 52 by a transistor (block  
26 14). As used herein, the term "connected" is not intended to be limited to  
27 direct connection (e.g., a secondary net may be "connected" to the first net  
28 even if one or more intermediary nets are therebetween). Depending on the  
29 hierarchal structure and organization of an IC and its netlist(s), it may be the  
30 case that all of the secondary nets of a netlist are ultimately connected to the

1 power grid. That is, the secondary nets selected may comprise all of the  
2 remaining nets from a netlist other than the nets that comprise the power grid.

3 Preferably, these secondary nets are isolated from the power grid  
4 by a transistor. With reference again made to FIG. 2(a), a secondary net 54  
5 shown below the power grid 52 and isolated therefrom by the transistor 57 may  
6 be selected. As used herein, the term “isolated” is intended to refer to a  
7 condition of being separated from. That is, the secondary net 54 is “isolated”  
8 from the power grid 52 by the transistor 57, with current flowing into the net 54  
9 when the transistor 57 is in the “on” position and flowing into the gate of the  
10 transistor 58. It will be appreciated that as used herein, the term “isolated from  
11 the power grid by a transistor” refers to a condition of being separated from the  
12 power grid by one or more transistors. Accordingly, additional secondary nets  
13 could be located between the transistor 57 and the ground grid 53.

14 Also, it will be appreciated that the condition of being isolated  
15 from the grid refers to an isolating transistor on the current upstream side of the  
16 net. That is, it is not required for the net 54 to be isolated from the power grid  
17 52 by a transistor on both the upstream and downstream sides. For instance, it  
18 will be appreciated that the net 54 could terminate in a receiver other than the  
19 transistor 58 gate.

20 In order to effectively analyze the power grid 52 for a purpose  
21 such as performance of an electromigration analysis, it will be required to  
22 consider the secondary net 54 that is connected to the grid and draws power  
23 from it. That is, the current traveling through the power grid 52 will be  
24 affected by the secondary net 54 when the transistor 57 is in a “closed” position  
25 and the net 54 draws current from the grid 52.

26 The method embodiment 10 next proceeds to compress the  
27 secondary net 54 in order to decrease the required memory and processor  
28 resources required to accommodate the netlist. An electromigration analysis  
29 generally studies the effects of current passing through the power grid 52 over  
30 time.



1 With reference again made to FIGs. 1 and 2(a), the distributed  
2 representation of the secondary net 54 is compressed by removing all of the  
3 resistors 60 from the net 54 (block 18), and by summing all of the capacitors 62  
4 on the net 54 in order to assign the net 54 a total capacitance (block 20). As a  
5 result of these steps, the compressed secondary net may be represented as being  
6 free from resistors and as having a single equivalent capacitance associated  
7 with it.

8 This result is illustrated by the simplified model of the integrated  
9 circuit 50 shown in FIG. 2(b), where the secondary net 54 comprises only a  
10 single capacitor 64 representing the sum total capacitance of all of the  
11 capacitors 62 that were shown in the distributed model net 54 of FIG. 2(a).  
12 The secondary net 54 as represented in FIG. 2(b) may be thought of as being in  
13 a modified lumped model form, as it has all resistors removed and all the  
14 previously distributed capacitors 62 "lumped" into the single capacitors 64.  
15 The memory and processing resources required to accommodate the net 54 in  
16 this lumped form are thereby substantially reduced, with the result that valuable  
17 cost and time savings in performing a wide variety of tasks that involve  
18 manipulation of the secondary nets are achieved.

19 It will be appreciated that the model circuit 50 of FIG. 2 is quite  
20 small, and that in practice an integrated circuit, and particularly a VLSI, may  
21 comprises a multiplicity of secondary nets 54 that number into the five or six  
22 digits. Under such circumstances the memory savings achieved through  
23 practice of the invention will be considerable. It is theorized that memory  
24 savings of the order of halving or better of required memory will be achieved, in  
25 fact, for tasks such as an electromigration for a VLSI.

26 In essence, the embodiment 10 of the present invention can  
27 thereby be thought of as converting a distributed model net or netlist into a  
28 hybrid lumped/distributed model. That is, after the compression steps, the  
29 power grid nets will remain with capacitors and resistors in a distributed  
30 format, while secondary nets will have resistors removed and capacitors  
31 represented in a lumped format. The IC model is thereby simplified through

1 the steps of the present invention without loss of information required for  
2 effective analysis for purposes such as electromigration study. Many problems  
3 of the prior art are thereby solved.

4 The flowchart of FIG. 3 illustrates an additional method  
5 embodiment 100 of the invention directed to performing gross current  
6 estimation on a circuit. Those skilled in the art will appreciate that methods for  
7 performing such estimations comprise estimating the current that flows through  
8 a selected portion of the circuit. This estimate can be compared to the physical  
9 current limitation of that circuit portion to determine whether the portion has  
10 sufficient capacity to carry the estimated current. Those knowledgeable in the  
11 art will also appreciate that estimated gross current can be calculated using the  
12 general relationship:  $I = A \times C \times V \times f$ ; where  $I$  is gross current,  $A$  is activity  
13 factor,  $C$  is downstream capacitance,  $V$  is voltage, and  $f$  is frequency.

14 The present invention provides a method to substantially  
15 compress a circuit model or netlist while retaining information required to  
16 perform a gross current estimation. In particular, with reference now drawn to  
17 FIG. 3, an embodiment of the method of the invention 100 comprises an initial  
18 step of selecting a net to perform a gross current estimation on (block 102). By  
19 way of further illustration, FIG. 4(a) illustrates a plurality of nets 160, 170, 180,  
20 and 190 between the inverters 150 and 196. The nets are separated from one  
21 another by transistors 164, 174, and 184. FIG. 4(a) represents a distributed RC  
22 model, with each of the nets 160-190 comprising a plurality of individual  
23 resistors and capacitors. For example, the net 160 comprises three resistors 161  
24 and three capacitors 162 distributed along its length.

25 Those skilled in the art will appreciate that the inverters 150 and  
26 196 may comprise any of a number of components that are capable of  
27 substantially interrupting current flow. For example, the inverter 150 may  
28 comprise one or more transistors, such as a p-FET and an n-FET in series.  
29 Similarly, the inverter 196 may comprise a gate terminal of a transistor, or a  
30 transistor in an "open" or "off" condition whereby current will substantially not  
31 pass therethrough. Those skilled in the art will likewise appreciate that current

1 may in practice leak through such components, and that accordingly as used  
2 herein a description of current “substantially not flowing” is not intended to  
3 refer to an absolute zero current flow condition that is free from current leakage  
4 or the like.

5 Those knowledgeable in the art will also appreciate that in  
6 considering the current that flows through the selected first net 160, it will be  
7 necessary to consider all of the capacitors downstream of that net that will have  
8 to be charged by current that flows through the selected net 160. Accordingly,  
9 the method embodiment 100 next comprises steps of compressing both the  
10 selected net 160 and the secondary nets 170, 180, and 190 that are downstream  
11 of the selected net and upstream of the inverter 196 and that thereby connect  
12 the first net 160 with the inverter 196 (blocks 104, 106). As current will not  
13 flow past the inverter 196 in the simple circuit of FIG. 4(a), no additional  
14 downstream nets need be considered for the gross current estimation.

15 In the method embodiment 100, the first selected net 160 and the  
16 secondary nets 170, 180, and 190 are compressed through steps of removing all  
17 resistors 161, 171, 181, and 191, respectively, from the distributed model nets,  
18 and summing the capacitors 162, 172, 182, and 192, respectively for each of  
19 the nets 160-190. FIG. 4(b) illustrates the circuit 101 with the nets 160, 170,  
20 180 and 190 having been thus compressed. In essence, the compressed nets are  
21 represented in a “hybrid lumped” manner, with all of the resistors removed and  
22 with a single capacitor on each net 160-190 (capacitors 165, 175, 185, and 195,  
23 respectively) that represent the sum of all of the individual capacitors present in  
24 the distributed model. Thus the nets 160-190 have been compressed to an  
25 extent to significantly reduce the required memory and processor resources for  
26 manipulating them. Further, the nets 160-190 have been compressed in a  
27 manner such that they retain in their compressed form information required for  
28 performing a gross current estimation.

29 The method embodiment 100 next comprises a step of calculating  
30 such a gross current estimation (block 108). The result of the calculation is  
31 then compared to a current limitation of the net 160 under analysis (block 110).

1 As used herein, the term “current limitation” is intended to broadly refer to a  
2 physical limit on the amount of current that can be carried by the particular net.  
3 Those knowledgeable in the art will appreciate that each net has a current  
4 limitation that results from factors such as the amount, geometry, and type of  
5 conducting material used to carry the current. By way of example, a net of an  
6 integrated circuit typically physically comprises a thin layer of metal deposited  
7 on a substrate. The width, depth, geometry, and type of metal used will  
8 contribute to the current limitation for the net. Those knowledgeable in the art  
9 will appreciate that determining current limitations is a fairly straightforward  
10 task that is not necessary to discuss in detail herein.

11 If the calculated gross current estimate does not exceed the  
12 current limitation for the net, the net may be deemed to have “passed” the  
13 current analysis. In this case, the embodiment 100 of the invention comprises  
14 proceeding to the next sequential net (block 112). With reference to FIG. 4 by  
15 way of example, assume that the gross current estimate analysis was conducted  
16 on the first net 160 considering the downstream nets 170-190. Further assume  
17 that the first net 160 passed the gross current estimate analysis. The method  
18 100 comprise next selecting the net 170 for analysis (block 112), with  
19 downstream nets now comprising the nets 180 and 190 that separate the  
20 selected net 170 from the inverter 196. Once selected, the net 170 in its  
21 compressed form will be analyzed for its ability to carry the gross estimated  
22 current in consideration of the downstream nets 180 and 190 in their  
23 compressed form.

24 For purposes of further illustration, assume that the net 170 is  
25 deemed to fail the gross current estimation analysis. That is, assume that the  
26 calculated gross current (block 108) required to be carried by the net 170  
27 exceeds its current limitation. Under these circumstances, the present method  
28 embodiment comprises a step of “un-compressing” the net 170 to perform  
29 gross current calculations on each segment of the un-compressed, distributed  
30 net.

With reference to FIG. 4 by way of further illustration, uncompressing the net 170 comprises converting the net 170 from its hybrid-lumped form of FIG. 4(b) with only a single capacitor 175 back into its distributed form as represented by FIG. 4(a) with a plurality of resistors 171 and capacitors 172 distributed along its length. Those knowledgeable in the art will appreciate that in this distributed representation, the net 171 is comprised of a plurality of individual segments. The present method embodiment comprises analyzing each of these individual segments to determine which fails the gross current analysis. In performing this analysis of each individual segment, the downstream nets 180 and 190 remain in their compressed hybrid lumped form so that memory and processor savings continue to be achieved.

The method embodiment 100 continues to analyze additional nets one by one moving downstream until the inverter 196 is reached. Those knowledgeable in the art will appreciate that it is of course not required to analyze the nets in any particular order, and that it is not even required to move downstream to analyze nets. By way of example, a method embodiment could comprise analyzing the most downstream net 190 first, with any of the upstream nets 160-180 then selected for analysis. Accordingly, the present invention is not limited to any particular sequence of net selection for analysis.

It will be appreciated that the present invention is directed to a method for compressing nets in a distributed format to a hybrid lumped format to achieve various advantages that include, but are not limited to, reduced complexity, reduced memory resources, reduced processor resources, and time savings. Although the general method of the invention has been illustrated herein through discussion of a power grid electromigration embodiment and through a gross current analysis embodiment, it will be appreciated by those knowledgeable in the art that the present invention will have numerous additional applications that make use of the novel compression steps. As an example, it will be appreciated that the present invention is not limited to practice in the form of a CAD or ECAD tool or system.

1           Those knowledgeable in the art will also appreciate that the  
2 present invention is well suited for practice in the form of a computer program  
3 product. Accordingly, embodiments of the present invention comprise  
4 computer program products comprising computer executable instructions  
5 embedded in a computer readable medium that when executed cause a  
6 computer to carry out the steps of method embodiments of the invention. It  
7 will therefore be appreciated that discussion made herein in reference to  
8 method embodiments of the invention may likewise apply to program product  
9 embodiments, with the understanding that the method steps may be carried out  
10 by a computer executing a program product of the invention. For example, the  
11 flowcharts of FIGs. 1 and 3 may be considered to be computer program product  
12 embodiment flowcharts in addition to method embodiment flowcharts.

13           Those knowledgeable in the art will appreciate that computer  
14 program product embodiments may comprise computer readable instructions  
15 created using programming languages such as C++, object oriented languages,  
16 and the like, that have been compiled or otherwise converted into a machine  
17 readable format. These instructions may be embedded in a computer readable  
18 medium that may comprise, by way of example, magnetic or optical media  
19 such as disks and the like. It will also be appreciated that computer program  
20 products of the invention may utilize computer or communications networks,  
21 with an example being the internet, so that they may be operable remotely over  
22 a network. In such instances, a program product embodiment may comprise  
23 internet protocol operability.

24           It will also be appreciated that the term "computer" as used  
25 herein is intended to broadly refer to processor-based devices capable of  
26 executing computer readable instructions. A "computer" as used herein is  
27 thereby not limited to desktop computers, laptop computers, mainframe  
28 computers, and the like, but may also comprise devices such as a dedicated  
29 circuit testing device and the like.

30           The advantages of the disclosed invention are thus attained in an  
31 economical, practical, and facile manner. While preferred embodiments and

1 example configurations have been shown and described, it is to be understood  
2 that various further modifications and additional configurations will be  
3 apparent to those skilled in the art. It is intended that the specific embodiments  
4 and configurations herein disclosed are illustrative of the preferred and best  
5 modes for practicing the invention, and should not be interpreted as limitations  
6 on the scope of the invention as defined by the appended claims.